- Output Current . . . 100 mA
- Low Loss . . . 1.1 V at 100 mA
- Operating Range . . . 3.5 V to 15 V
- Reference and Error Amplifier for Regulation
- External Shutdown
- External Oscillator Synchronization
- Devices Can Be Paralleled
- Pin Compatible With the LTC1044/7660

# description

The LT1054 is a monolithic, bipolar, switchedcapacitor voltage converter with regulator. It provides higher output current and significantly lower voltage losses than previously available converters. An adaptive-switch drive scheme optimizes efficiency over a wide range of output currents. Total voltage drop at 100-mA output current is typically 1.1 V. This holds true over the full supply-voltage range of 3.5 V to 15 V. Quiescent current is typically 2.5 mA.


The LT1054 also provides regulation, a feature not previously available in switched-capacitor voltage converters. By adding an external resistive divider, a regulated output can be obtained. This output is regulated against changes in both input voltage and output current. The LT1054 also can be shut down by grounding the feedback terminal. Supply current in shutdown is typically 100  $\mu$ A.

The internal oscillator of the LT1054 runs at a nominal frequency of 25 kHz. The oscillator terminal can be used to adjust the switching frequency or to externally synchronize the LT1054.

	AVAILADLE	OFTIONS	
	PACKAGE	CHIP	
TA	SMALL OUTLINE (DW)	PLASTIC DIP (P)	FORM (Y)
0°C to 70°C	LT1054CDW	LT1054CP	LT1054Y
-40°C to 85°C	LT1054IDW	LT1054IP	—

AVAILABLE OPTIONS

The DW package is available taped and reeled. Add the suffix R to the device type, (i.e., LT1054CDWR).



2

1.8

1.6

1.4

1.2

1

0.8

0.6

0.4

Voltage Loss – V

T」= −55°C

60 70


**Output Current – mA** 

80

90 100

SLVS033C - FEBRUARY 1990 - REVISED JULY 1998

### functional block diagram




<sup>†</sup> External capacitors Pin numbers shown are for the P package only.



SLVS033C - FEBRUARY 1990 - REVISED JULY 1998

# LT1054Y chip information

This chip, when properly assembled, displays characteristics similar to the LT1054. Thermal compression or ultrasonic bonding can be used on the doped-aluminum bonding pads. The chip can be mounted with conductive epoxy or a gold-silicon preform.





SLVS033C - FEBRUARY 1990 - REVISED JULY 1998

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage, V <sub>CC</sub> (see Note 1) Input voltage range, V <sub>I</sub> (FB/SD terminal)	
Input voltage range, VI (OSC terminal)	
Junction temperature (see Note 2) TJ: LT1054C	125°C
LT1054I	135°C
Operating free-air temperature range, T <sub>A</sub> : LT1054C	0°C to 70°C
LT1054I	−40°C to 85°C
Storage temperature range, T <sub>stg</sub> Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	–55°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The absolute maximum supply voltage rating of 16 V is for unregulated circuits. For regulation mode circuits with VOUT < 15 V, this rating may be increased to 20 V.

2. The devices are functional up to the absolute maximum junction temperature.

### recommended operating conditions

		MIN	MAX	UNIT
Supply voltage, V <sub>CC</sub>		3.5	15	V
Operating free-air temperature range, $T_A$	LT1054C	0	70	°C
	LT1054I	-40	85	÷C

### electrical characteristics over recommended operating conditions (unless otherwise noted)

	DADAMETED	TEST CONDITIONS		- +	LT1054C, LT1054I			UNIT	
	PARAMETER TEST CONDITIONS				τ <sub>Α</sub> ‡	MIN	TYP§	MAX	UNIT
Vo	Regulated output voltage	$V_{CC}=7~V, T_J=25^\circ C,$	RL = 500 Ω,	See Note 3	25°C	-4.7	-5	-5.2	V
	Input regulation	$V_{CC} = 7 V \text{ to } 12 V,$	RL = 500 Ω,	See Note 3	Full range		5	25	mV
	Output regulation	V <sub>CC</sub> = 7 V, See Note 3	$R_L = 100 \Omega$ to	500 Ω,	Full range		10	50	mV
	Voltage loss, V <sub>CC</sub> –   V <sub>O</sub>	C. Co. 100 vE toptolu		I <sub>O</sub> = 10 mA	Full range		0.35	0.55	V
	(see Note 4)	$C_I = C_O = 100 \ \mu F$ tantalu	111	I <sub>O</sub> = 100 mA	Full range		1.1	1.6	v
	Output resistance	$\Delta I_{O}$ = 10 mA to 100 mA,	ΔI <sub>O</sub> = 10 mA to 100 mA, See Note 5 V <sub>CC</sub> = 3.5 V to 15 V		Full range		10	15	Ω
	Oscillator frequency	V <sub>CC</sub> = 3.5 V to 15 V			Full range	15	25	35	kHz
V .	Deference veltere	I(REF) = 60 μA		25°C	2.35	2.5	2.65	V	
Vref	Reference voltage			Full range	2.25		2.75	v	
	Maximum switch current				25°C		300		mA
		V <sub>CC</sub> = 3.5 V		Full range		2.5	4	A	
ICC	Supply current	$I_{O} = 0$ $V_{CC} = 15 V$			Full range		3	5	mA
	Supply current in shutdown	V(FB/SD) = 0 V			Full range		100	200	μA

<sup>‡</sup> Full range is 0°C to 70°C for the LT1054C and  $-40^{\circ}$ C to 85°C for the LT1054I.

§ All typical values are at  $T_A = 25^{\circ}C$ .

- NOTES: 3. All regulation specifications are for a device connected as a positive-to-negative converter/regulator with R1 = 20 k $\Omega$ , R2 = 102.5 k $\Omega$ , external capacitor C<sub>IN</sub> = 10  $\mu$ F (tantalum), external capacitor C<sub>OUT</sub> = 100  $\mu$ F (tantalum) and C1 = 0.002  $\mu$ F (see Figure 15).
  - 4. For voltage-loss tests, the device is connected as a voltage inverter, with terminals 1, 6, and 7 unconnected. The voltage losses may be higher in other configurations. CIN and COUT are external capacitors.
  - 5. Output resistance is defined as the slope of the curve ( $\Delta V_O$  versus  $\Delta I_O$ ) for output currents of 10 mA to 100 mA. This represents the linear portion of the curve. The incremental slope of the curve is higher at currents less than 10 mA due to the characteristics of the switch transistors.



# electrical characteristics over recommended operating conditions, $T_A = 25^{\circ}C$ (unless otherwise noted)

DADAMETER					LT1054Y			
	PARAMETER	TEST CONDITIONS			MIN	TYP	MAX	UNIT
Vo	Regulated output voltage	$V_{CC} = 7 V, T_{J} = 25^{\circ}C,$	RL = 500 Ω,	See Note 3		-5		V
	Input regulation	$V_{CC} = 7 V \text{ to } 12 V,$	RL = 500 Ω,	See Note 3		5		mV
	Output regulation	V <sub>CC</sub> = 7 V, See Note 3	$R_L = 100 \Omega t_c$	ο 500 Ω,		10		mV
		$I_{O} = 10$	$C_{I} = C_{O} = 100 \ \mu\text{F}$ tantalum $\frac{I_{O} = 10 \ \text{mA}}{I_{O} = 100 \ \text{mA}}$		= 10 mA 0	0.35		V
	Voltage loss, $V_{CC} -  V_O $ (see Note 4)	$C_{I} = C_{O} = 100 \mu$ F tantait				1.1		V
	Output resistance	$\Delta I_{O}$ = 10 mA to 100 mA,	See Note 5			10		Ω
	Oscillator frequency	V <sub>CC</sub> = 3.5 V to 15 V				25		kHz
Vref	Reference voltage	I <sub>(REF)</sub> = 60 μA	I <sub>(REF)</sub> = 60 μA			2.5		V
	Maximum switch current					300		mA
1	Our a har anno a h		V <sub>CC</sub> = 3.5 V			2.5		~ ^
lcc	Supply current	$I_{O} = 0$ $V_{CC} = 15 V$				3		mA
	Supply current in shutdown	V <sub>(FB/SD)</sub> = 0 V				100		μA

NOTES: 3. All regulation specifications are for a device connected as a positive-to-negative converter/regulator with R1 = 20 k $\Omega$ , R2 = 102.5 k $\Omega$ , external capacitor C<sub>IN</sub> = 10  $\mu$ F (tantalum), external capacitor C<sub>OUT</sub> = 100  $\mu$ F (tantalum) and C1 = 0.002  $\mu$ F (see Figure 15).

4. For voltage-loss tests, the device is connected as a voltage inverter, with terminals 1, 6, and 7 unconnected. The voltage losses may be higher in other configurations. C<sub>IN</sub> and C<sub>OUT</sub> are external capacitors.

 Output resistance is defined as the slope of the curve (ΔV<sub>O</sub> versus ΔI<sub>O</sub>) for output currents of 10 mA to 100 mA. This represents the linear portion of the curve. The incremental slope of the curve is higher at currents less than 10 mA due to the characteristics of the switch transistors.



# LT1054, LT1054Y SWITCHED-CAPACITOR VOLTAGE CONVERTERS WITH REGULATORS SLVS033C - FEBRUARY 1990 - REVISED JULY 1998

TYPICAL CHARACTERISTICS

## **Table of Graphs**


	FIGURE
Shutdown threshold voltage vs Free-air temperature	1
Supply current vs Input voltage	2
Oscillator frequency vs Free-air temperature	3
Supply current in shutdown vs Input voltage	4
Average supply current vs Output current	5
Output voltage loss vs Input capacitance	6
Output voltage loss vs Oscillator frequency (10 µF)	7
Output voltage loss vs Oscillator frequency (100 $\mu$ F)	8
Regulated output voltage vs Free-air temperature	9
Reference voltage change vs Free-air temperature	10

# **Table of Figures**

	FIGURE
Switched-Capacitor Building Block	11
Switched-Capacitor Equivalent Circuit	12
Circuit With Load Connected From V <sub>CC</sub> to V <sub>OUT</sub>	13
External Clock System	14
Basic Regulation Configuration	15
Power-Dissipation-Limiting Resistor in Series With CIN	16
Motor Speed Servo	17
Basic Voltage Inverter	18
Basic Voltage Inverter/Regulator	19
Negative Voltage Doubler	20
Positive Doubler	21
100-mA Regulating Negative Doubler	22
Dual-Output Voltage Doubler	23
5-V to ±12-V Converter	24
Strain-Gage Bridge Signal Conditioner	25
3.5-V to 5-V Regulator	26
Regulating 200-mA +12-V to -5-V Converter	27
Digitally Programmable Negative Supply	28
Positive Doubler With Regulation (5-V to 8-V Converter)	29
Negative Doubler With Regulator	30



SLVS033C - FEBRUARY 1990 - REVISED JULY 1998




# **TYPICAL CHARACTERISTICS<sup>†</sup>**

<sup>†</sup> Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.




# **TYPICAL CHARACTERISTICS**





SLVS033C - FEBRUARY 1990 - REVISED JULY 1998

# **TYPICAL CHARACTERISTICS<sup>†</sup>**



<sup>†</sup> Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

# **PRINCIPLES OF OPERATION**

A review of a basic switched-capacitor building block is helpful in understanding the operation of the LT1054. When the switch shown in Figure 11 is in the left position, capacitor C1 charges to the voltage at V1. The total charge on C1 is q1 = C1V1. When the switch is moved to the right, C1 is discharged to the voltage at V2. After this discharge time, the charge on C1 is q2 = C1V2. The charge has been transferred from the source V1 to the output V2. The amount of charge transferred is shown in equation 1.

$$\Delta q = q1 - q2 = C1(V1 - V2)$$
(1)

If the switch is cycled f times per second, the charge transfer per unit time (i.e., current) is as shown in equation 2.

$$I = f x \Delta q = f x C1(V1 - V2)$$

To obtain an equivalent resistance for a switched-capacitor network, this equation can be rewritten in terms of voltage and impedance equivalence as shown in equation 3.

$$I = \frac{V1 - V2}{(1/fC1)} = \frac{V1 - V2}{R_{EQUIV}}$$

$$V1 \longrightarrow f \qquad V2 \qquad f \qquad R_{L}$$

$$C1 \qquad C2 \qquad R_{L}$$

$$(3)$$

Figure 11. Switched-Capacitor Building Block



(2)

# **PRINCIPLES OF OPERATION**

A new variable,  $R_{EQUIV}$ , is defined as  $R_{EQUIV} = 1 \div fC1$ . The equivalent circuit for the switched-capacitor network is shown in Figure 12. The LT1054 has the same switching action as the basic switched-capacitor building block. Even though this simplification does not include finite switch-on resistance and output-voltage ripple, it provides an insight into how the device operates.

These simplified circuits explain voltage loss as a function of oscillator frequency (see Figure 7). As oscillator frequency is decreased, the output impedance is eventually dominated by the 1/fC1 term and voltage losses rise.

Voltage losses also rise as oscillator frequency increases. This is caused by internal switching losses that occur due to some finite charge being lost on each switching cycle. This charge loss per-unit-cycle, when multiplied by the switching frequency, becomes a current loss. At high frequency, this loss becomes significant and voltage losses again rise.

The oscillator of the LT1054 is designed to run in the frequency band where voltage losses are at a minimum.




Figure 12. Switched-Capacitor Equivalent Circuit

## terminal functions (see functional block diagram)

Supply voltage V<sub>CC</sub> alternately charges  $C_{IN}$  to the input voltage when  $C_{IN}$  is switched in parallel with the input supply and then transfers charge to  $C_{OUT}$  when  $C_{IN}$  is switched in parallel with  $C_{OUT}$ . Switching occurs at the oscillator frequency. During the time that  $C_{IN}$  is charging, the peak supply current is approximately 2.2 times the output current. During the time that  $C_{IN}$  is delivering a charge to  $C_{OUT}$ , the supply current drops to approximately 0.2 times the output current. An input supply bypass capacitor supplies part of the peak input current drawn by the LT1054, and averages out the current drawn from the supply. A minimum input supply bypass capacitor of 2  $\mu$ F, preferably tantalum or some other low equivalent-series-resistance (ESR) type, is recommended. A larger capacitor is desirable in some cases. An example of this would be when the actual input supply is connected to the LT1054 through long leads or when the pulse currents drawn by the LT1054 might affect other circuits through supply coupling.

In addition to being the output terminal,  $V_{OUT}$  is tied to the substrate of the device. Special care must be taken in LT1054 circuits to avoid making  $V_{OUT}$  positive with respect to any of the other terminals. For circuits with the output load connected from  $V_{CC}$  to  $V_{OUT}$  or from some external positive supply voltage to  $V_{OUT}$ , an external transistor must be added (see Figure 13). This transistor prevents  $V_{OUT}$  from being pulled above GND during start up. Any small general-purpose transistor such as a 2N2222 or a 2N2219 device can be used. Resistor R1 should be chosen to provide enough base drive to the external transistor so that it is saturated under nominal output voltage and maximum output current conditions.

$$R1 \leq \frac{\left( \left| V_{OUT} \right| \right) \beta}{I_{OUT}}$$

(4)



SLVS033C - FEBRUARY 1990 - REVISED JULY 1998

### **APPLICATION INFORMATION**




Figure 13. Circuit With Load Connected from V<sub>CC</sub> to V<sub>OUT</sub>

The voltage reference ( $V_{ref}$ ) output provides a 2.5-V reference point for use in LT1054-based regulator circuits. The temperature coefficient (TC) of the reference voltage has been adjusted so that the TC of the regulated output voltage is near zero. As seen in the typical performance curves, this requires the reference output to have a positive TC. This non-zero drift is necessary to offset a drift term inherent in the internal reference divider and comparator network tied to the feedback terminal. The overall result of these drift terms is a regulated output that has a slight positive TC at output voltages below 5 V and a slight negative TC at output voltages above 5 V. For regulator feedback networks, reference output current should be limited to approximately 60  $\mu$ A. V<sub>ref</sub> draws approximately 100  $\mu$ A when shorted to ground and does not affect the internal reference/regulator. This terminal also can be used as a pullup for LT1054 circuits that require synchronization.

CAP+ is the positive side of input capacitor  $C_{IN}$  and is alternately driven between  $V_{CC}$  and ground. When driven to  $V_{CC}$ , CAP+ sources current from  $V_{CC}$ . When driven to ground, CAP+ sinks current to ground. CAP- is the negative side of the input capacitor and is driven alternately between ground and  $V_{OUT}$ . When driven to ground, CAP- sinks current to ground. When driven to  $V_{OUT}$ , CAP- sources current from  $C_{OUT}$ . In all cases, current flow in the switches is unidirectional, as should be expected when using bipolar switches.


The OSC can be used to raise or lower the oscillator frequency or to synchronize the device to an external clock. Internally, OSC is connected to the oscillator timing capacitor ( $C_t \approx 150 \text{ pF}$ ), which is alternately charged and discharged by current sources of  $\pm 7 \mu$ A, so that the duty cycle is approximately 50%. The LT1054 oscillator is designed to run in the frequency band where switching losses are minimized. However, the frequency can be raised, lowered, or synchronized to an external system clock if necessary.

The frequency can be increased by adding an external capacitor (C2 in Figure 14) in the range of 5 pF – 20 pF from CAP+ to OSC. This capacitor couples a charge into C<sub>t</sub> at the switch transitions. This shortens the charge and discharge time and raises the oscillator frequency. Synchronization can be accomplished by adding an external pullup resistor from OSC to V<sub>ref</sub>. A 20-k $\Omega$  pullup resistor is recommended. An open-collector gate or an NPN transistor can then be used to drive OSC at the external clock frequency as shown in Figure 14.

The frequency can be lowered by adding an external capacitor (C<sub>1</sub> in Figure 14) from OSC to ground. This increases the charge and discharge times, which lowers the oscillator frequency.



SLVS033C - FEBRUARY 1990 - REVISED JULY 1998



### **APPLICATION INFORMATION**

Figure 14. External Clock System


The feedback/shutdown (FB/SD) terminal has two functions. Pulling FB/SD below the shutdown threshold ( $\approx 0.45$  V) puts the device into shutdown. In shutdown, the reference/regulator is turned off and switching stops. The switches are set such that both C<sub>IN</sub> and C<sub>OUT</sub> are discharged through the output load. Quiescent current in shutdown drops to approximately 100  $\mu$ A. Any open-collector gate can be used to put the LT1054 into shutdown. For normal (unregulated) operation, the device will restart when the external gate is shut off. In LT1054 circuits that use the regulation feature, the external resistor divider can provide enough pulldown to keep the device in shutdown until the output capacitor (C<sub>OUT</sub>) has fully discharged. For most applications where the LT1054 is run intermittently, this does not present a problem because the discharge time of the output capacitor is short compared to the off time of the device. In applications where the device has to start up before the output capacitor (C<sub>OUT</sub>) has fully discharged, a restart pulse must be applied to FB/SD of the LT1054. Using the circuit shown in Figure 15, the restart signal can be either a pulse (t<sub>p</sub> > 100  $\mu$ s) or a logic high. Diode coupling the restart signal into FB/SD allows the output voltage to rise and regulate without overshoot. The resistor divider R3/R4 shown in Figure 15 should be chosen to provide a signal level at FB/SD of 0.7 V – 1.1 V.


FB/SD is also the inverting input of the LT1054 error amplifier and, as such, can be used to obtain a regulated output voltage.



SLVS033C - FEBRUARY 1990 - REVISED JULY 1998

### **APPLICATION INFORMATION**





#### regulation

The error amplifier of the LT1054 drives the pnp switch to control the voltage across the input capacitor (C<sub>IN</sub>), which determines the output voltage. When the reference and error amplifier of the LT1054 are used, an external resistive divider is all that is needed to set the regulated output voltage. Figure 15 shows the basic regulator configuration and the formula for calculating the appropriate resistor values. R1 should be 20 k $\Omega$  or greater because the reference current is limited to ±100  $\mu$ A. R2 should be in the range of 100 k $\Omega$  to 300 k $\Omega$ . Frequency compensation is accomplished by adjusting the ratio of C<sub>IN</sub> to C<sub>OUT</sub>.

For best results, this ratio should be approximately 1 to 10. Capacitor C1, required for good load regulation, should be  $0.002 \ \mu$ F for all output voltages.

The functional block diagram shows that the maximum regulated output voltage is limited by the supply voltage. For the basic configuration,  $|V_{OUT}|$  referenced to the ground terminal of the LT1054, must be less than the total of the supply voltage minus the voltage loss due to the switches. The voltage loss versus output current due to the switches can be found in the typical performance curves. Other configurations, such as the negative doubler, can provide higher voltages at reduced output currents.



SLVS033C - FEBRUARY 1990 - REVISED JULY 1998

# APPLICATION INFORMATION

### capacitor selection

While the exact values of CIN and COUT are non-critical, good-quality low-ESR capacitors, such as solid tantalum are necessary to minimize voltage losses at high currents. For CIN, the effect of the ESR of the capacitor is multiplied by four, since switch currents are approximately two times higher than output current. Losses occur on both the charge and discharge cycle, which means that a capacitor with 1  $\Omega$  of ESR for C<sub>IN</sub> has the same effect as increasing the output impedance of the LT1054 by 4 Ω. This represents a significant increase in the voltage losses. COUT is alternately charged and discharged at a current approximately equal to the output current. The ESR of the capacitor causes a step function to occur in the output ripple at the switch transitions. This step function degrades the output regulation for changes in output load current and should be avoided. A technique used to gain both low ESR and reasonable cost is to parallel a smaller tantalum capacitor with a large aluminum electrolytic capacitor.

### output ripple

The peak-to-peak output ripple is determined by the output capacitor and the output current values. Peak-to-peak output ripple is approximated as shown:

$$\Delta V = \frac{I_{OUT}}{2 f_{OUT}}$$
(5)

where:

 $\Delta V = p - p$  ripple f<sub>OSC</sub> = oscillator frequency

For output capacitors with significant ESR, a second term must be added to account for the voltage step at the switch transitions. This step is approximately equal to:

$$(2I_{OUT})$$
 (ESR of C<sub>OUT</sub>) (6)

### power dissipation

The power dissipation of any LT1054 circuit must be limited so that the junction temperature of the device does not exceed the maximum junction temperature ratings. The total power dissipation is calculated from two components, the power loss due to voltage drops in the switches, and the power loss due to drive current losses. The total power dissipated by the LT1054 is calculated as shown.

$$P \approx (V_{CC} - |V_{OUT}|) |_{OUT} + (V_{CC}) (|_{OUT}) (0.2)$$
(7)

where both V<sub>CC</sub> and V<sub>OUT</sub> are referenced to ground. The power dissipation is equivalent to that of a linear regulator. Limited power-handling capability of the LT1054 packages causes limited output-current requirements or steps can be taken to dissipate power external to the LT1054 for large input or output differentials. This is accomplished by placing a resistor in series with CIN as shown in Figure 16. A portion of the input voltage is dropped across this resistor without affecting the output regulation. Since switch current is approximately 2.2 times the output current and the resistor causes a voltage drop when CIN is both charging and discharging, the resistor chosen is as shown:

$$R_X = V_X/(4.4 I_{OUT})$$

where:

$$V_{X} \approx V_{CC} - \left[ (LT1054 \text{ voltage loss}) (1.3) + |V_{OUT}| \right]$$
(8)

and  $I_{OUT}$  = maximum required output current. The factor of 1.3 allows some operating margin for the LT1054.




### **APPLICATION INFORMATION**

When using a 12-V to -5-V converter at 100-mA output current, calculate the power dissipation without an external resistor.

$$P = (12 V - |-5 V|) (100 mA) + (12 V) (100 mA) (0.2)$$

P = 700 mW + 240 mW = 940 mW



### Figure 16. Power-Dissipation-Limiting Resistor in Series with CIN

At  $R_{\theta JA}$  of 130°C/W for a commercial plastic device, a junction temperature rise of 122°C is seen. The device exceeds the maximum junction temperature at an ambient temperature of 25°C. To calculate the power dissipation with an external resistor ( $R_X$ ), determine how much voltage can be dropped across  $R_X$ . The maximum voltage loss of the LT1054 in the standard regulator configuration at 100 mA output current is 1.6 V.


and  $\begin{array}{rcl} V_{\chi} &=& 12 \ V - \left[ (1.6 \ V) \ (1.3) \ + \ | \ -5 \ V \ | \ \right] \ = \ 4.9 \ V \\ R_{\chi} &=& 4.9 \ V/(4.4) \ (100 \ mA) \ = \ 11 \ \Omega \end{array}$ 



SLVS033C - FEBRUARY 1990 - REVISED JULY 1998

# **APPLICATION INFORMATION**

The resistor reduces the power dissipated by the LT1054 by (4.9 V) (100 mA) = 490 mW. The total power dissipated by the LT1054 is equal to (940 mW - 490 mW) = 450 mW. The junction temperature rise is 58°C. Although commercial devices are functional up to a junction temperature of 125°C, the specifications are tested to a junction temperature of 100°C. In this example, this means limiting the ambient temperature to 42°C. To allow higher ambient temperatures, the thermal resistance numbers for the LT1054 packages represent worst-case numbers with no heat sinking and still air. Small clip-on heat sinks can be used to lower the thermal resistance of the LT1054 package. Airflow in some systems helps to lower the thermal resistance. Wide PC board traces from the LT1054 leads help to remove heat from the device. This is especially true for plastic packages.



NOTE: Motor-Tach Canon CKT26-T5-3SAE

Figure 17. Motor Speed Servo






Figure 18. Basic Voltage Inverter



SLVS033C - FEBRUARY 1990 - REVISED JULY 1998

### **APPLICATION INFORMATION**





### Figure 19. Basic Voltage Inverter/Regulator





Figure 20. Negative Voltage Doubler



SLVS033C - FEBRUARY 1990 - REVISED JULY 1998




# **APPLICATION INFORMATION**





SLVS033C - FEBRUARY 1990 - REVISED JULY 1998

### **APPLICATION INFORMATION**




 $V_{IN}$  = 3.5 to 15 V  $V_{OUT}$  MAX  $\approx$  –2  $V_{IN}$  + [LT1054 Voltage Loss +2 (V\_Diode)]

R2 = R1	(		R1	V <sub>OUT</sub>	- +1
	2	/		<b>\</b>	

Figure 22. 100-mA Regulating Negative Doubler










Figure 24. 5-V to  $\pm$ 12-V Converter






Figure 25. Strain-Gage Bridge Signal Conditioner









Figure 26. 3.5-V to 5-V Regulator









Figure 28. Digitally Programmable Negative Supply



SLVS033C - FEBRUARY 1990 - REVISED JULY 1998



**APPLICATION INFORMATION** 

# Figure 29. Positive Doubler With Regulation (5-V to 8-V Converter)




Figure 30. Negative Doubler With Regulator



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated